

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re A	Application of:)	۲.
Makoto Yamamoto))	M. Baunson
Serial No. 10/014,949) Art Unit: 2814)) Examiner: Shriniv	يال المراجع () Vas H. Rao
Filed:	October 26, 2001)	
For:	Lateral Transistor Having Graded Base Region, Semiconductor Integrated Circuit And Fabrication Method Thereof)))	REC
	SECOND RESPONSE		-2 200 -2 200
Assistant Commissioner for Patents			2600

Washington, DC 20231

Sir:

Responsive to the Final Office Action dated September 24, 2002 in the patent application identified above, please enter the following amendments and reconsider this application in view of the appended remarks.

> I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, DC 20231, on December 24, 2002.

> > Roger P. Frost-Reg. No. 22,176

ATLLIB02 100240.1